Superresolution of images is an important step in many applications like target recognition where the input images are often grainy and of low quality due to bandwidth constraints. In this paper, we present a real-time superresolution application implemented in ASIC/FPGA hardware, and capable of 30 fps of superresolution by 16X in total pixels. Consecutive frames from the video sequence are grouped and the registered values between them are used to fill the pixels in the higher resolution image. The registration between consecutive frames is evaluated using the algorithm proposed by Schaum et al. The pixels are filled by averaging a fixed number of frames associated with the smallest error distances. The number of frames (the number of nearest neighbors) is a user defined parameter whereas the weights in the averaging process are decided by inverting the corresponding smallest error distances. Wiener filter is used to post process the image. Different input parameters, such as size of input image, enlarging factor and the number of nearest neighbors, can be tuned conveniently by the user. We use a maximum word size of 32 bits to implement the algorithm in Matlab Simulink as well as the hardware, which gives us a fine balance between the number of bits and performance. The algorithm performs with real time speed with very impressive superresolution results.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    An efficient real time superresolution ASIC system


    Beteiligte:
    Reddy, Dikpal (Autor:in) / Yue, Zhanfeng (Autor:in) / Topiwala, Pankaj (Autor:in)

    Kongress:

    Enhanced and Synthetic Vision 2008 ; 2008 ; Orlando,Florida,United States


    Erschienen in:

    Erscheinungsdatum :

    2008-04-15





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    An efficient real time superresolution ASIC system [6957-08]

    Reddy, D. / Yue, Z. / Topiwala, P. et al. | British Library Conference Proceedings | 2008


    An improved real time superresolution FPGA system

    Lakshmi Narasimha, Pramod / Mudigoudar, Basavaraj / Yue, Zhanfeng et al. | SPIE | 2009


    A Real Time Superresolution Image Enhancement Processor

    Gerwe, D. | British Library Conference Proceedings | 2009


    An improved real time superresolution FPGA system [7328-05]

    Narasimha, P.L. / Mudigoudar, B. / Yue, Z. et al. | British Library Conference Proceedings | 2009