As a cost effective solution to making microcontroller based systems “J1850[1] aware”, a peripheral device (the HIP7010) was developed to extend the capabilities of standard microcontrollers. From the perspective of the Host, the peripheral device handles J1850 messages as a series of bytes (similar in concept to a universal asynchronous receiver/transmitter [UART]).The architecture of the HIP7010 is discussed. The design of the J1850 interface, state machine, status/control blocks, cyclical redundancy check (CRC) hardware, host interface, and fail-safe features are detailed. Illustrations are provided of: Host/HIP7010 interfacing; message transmission and reception; error handling; and In-Frame Response (IFR) generation.
Architecture and Operation of the HIP7010 J1850 Byte-Level Interface Circuit
Sae Technical Papers
International Congress & Exposition ; 1995
1995-02-01
Aufsatz (Konferenz)
Englisch
Architecture and Operation of the HIP7010 J1850 Byte-Level Interface Circuit
British Library Conference Proceedings | 1995
|Architecture and operation of the HIP7010 J1850 byte-level interface circuit
Kraftfahrwesen | 1995
|Operation of the HIP7011 J1850 Interface Device
SAE Technical Papers | 1997
|Operation of the HIP7011 J1850 interface device
Kraftfahrwesen | 1997
|Operation of the HIP7011 J1850 Interface Device
British Library Conference Proceedings | 1997
|