Winner-take-all circuit selects best-match stored pattern. Prototype cascadable very-large-scale integrated (VLSI) circuit chips built and tested to demonstrate concept of electronic associative pattern recognition. Based on low-power, sub-threshold analog complementary oxide/semiconductor (CMOS) VLSI circuitry, each chip can store 128 sets (vectors) of 16 analog values (vector components), vectors representing known patterns as diverse as spectra, histograms, graphs, or brightnesses of pixels in images. Chips exploit parallel nature of vector quantization architecture to implement highly parallel processing in relatively simple computational cells. Through collective action, cells classify input pattern in fraction of microsecond while consuming power of few microwatts.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Associative Pattern Recognition In Analog VLSI Circuits


    Beteiligte:
    Tawel, Raoul (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1995-07-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch




    Analog VLSI implementation of a morphological associative memory [3452-03]

    Stright, J. R. / Coffield, P. C. / Brooks, G. W. et al. | British Library Conference Proceedings | 1998


    Flexible Beam Modeling With Analog VLSI Circuits

    Shah, A. / Lenning, L. / Bibyk, S. et al. | British Library Online Contents | 1994



    A Novel Analog VLSI Implementation of Wavelet Transform Based on SI Circuits

    Liu, Meirong / Hu, Qinchun / He, Yigang | IEEE | 2008


    Vector Neuron Models of Associative Memory for Pattern Recognition

    Kryzhanovsky, B. V. / Litinskii, L. B. | British Library Online Contents | 2005