This paper reports a Class S CCSDS recommendation Reed Solomon encoder circuit baselined for several NASA programs. The chip is fabricated using United Technologies Microelectronics Center's UTE-R radiation-hardened gate array family, contains 64,000 p-n transistor pairs, and operates at a sustained output data rate of 200 MBits/s. The chip features a pin selectable message interleave depth of from 1 to 8 and supports output block lengths of 33 to 255 bytes. The UTE-R process is reported to produce parts that are radiation hardened to 16 Rads (Si) total dose and 1.0(exp -10) errors/bit-day.
Space Qualified High Speed Reed Solomon Encoder
1993-01-01
Aufsatz (Konferenz)
Keine Angabe
Englisch
Space Qualified High Speed Reed Solomon Encoder
British Library Conference Proceedings | 1993
|NTRS | 1985
|NTRS | 1983
|Control Circuit For Reed-Solomon Encoder
NTRS | 1992
|Single-Chip VLSI Reed-Solomon Encoder
NTRS | 1986
|