A parallel pipelined architecture is presented for demultiplexing and demodulating SCPC/FDMA channels in real time. Specific algorithms are selected for each of the operations necessary for multicarrier demodulation. The selection is made based on their suitability for implementation into parallel-pipelined and sharing schemes. The demodulator is programmable and uses a single hardware module which is shared among all the channels for the recovery of clock, carrier, and data, resulting in large savings of power and hardware. The system is suitable for onboard processing of signals in satellites where power and area requirements are critical. The design is illustrated for the specific case of processing 800 FDMA channels at 64 kb/s each.
A parallel pipelined architecture for a digital multicarrier demodulator
AIAA International Communication Satellite Systems Conference and Exhibit ; 1990 ; Los Angeles, CA, United States
1990-01-01
Aufsatz (Konferenz)
Keine Angabe
Englisch
Multiple Bit Rate Multicarrier Demodulator
British Library Conference Proceedings | 1998
|128-Channel Multicarrier Demodulator for On-board Processing Payloads
British Library Conference Proceedings | 1998
|