Single-event upsets reduced by use of oversize transistors. Computers made less susceptible to ionizing radiation by replacing bipolar integrated circuits with properly designed, complementary metaloxide-semiconductor (CMOS) circuits. CMOS circuit chips made highly resistant to single-event upset (SEU), especially when certain feedback resistors are incorporated. Redesigned chips also consume less power than original chips.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Radiation Hardening of Computers


    Beteiligte:
    Nichols, D. K. (Autor:in) / Smith, L. S. (Autor:in) / Zoutendyk, J. A. (Autor:in) / Giddings, A. E. (Autor:in) / Hewlett, F. W. (Autor:in) / Treece, R. K. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1986-05-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch


    Schlagwörter :


    Radiation Hardening, Reliability and Redundancy

    Sebestyen, George / Fujikawa, Steve / Galassi, Nicholas et al. | Springer Verlag | 2018



    32-bit Radiation Hardened Computers for Space

    Nedeau, J. / IEEE; Aerospace and Electronics Systems Society | British Library Conference Proceedings | 1998


    Transformation hardening of crankshafts with Nd:YAG-laser radiation

    Kuepper,F. / Treusch,G. / Wissenbach,K. et al. | Kraftfahrwesen | 1992


    Radiation hardening study of displacement damage in silicon

    Claeys, Cor L. ;Simoen, Eddy ;Vanhellemont, Jan | SLUB | 1993