Single detection channel is used alternately by in-phase (I) and quadrature (Q) signals, under control of a dither switch. By eliminating errors caused by unbalance of the I and Q channels, this dither-balanced detector reduces false locking. Can be used to improve detection probability and reduce false alarm probability for any loop that must acquire signal with low signal-to-noise ratio.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Improved Phase-Lock Detector


    Beteiligte:

    Erschienen in:

    Erscheinungsdatum :

    1982-09-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch


    Schlagwörter :



    LOCK DEVIATION DETECTOR

    MORIYAMA YUKIO / AKIYOSHI TAKAMITSU | Europäisches Patentamt | 2020

    Freier Zugriff

    Bit-synchronizer lock detector

    Huey, D. C. / Itri, B. A. | NTRS | 1978


    LOCK DEVIATION DETECTOR AND LOCK DEVIATION DETECTING METHOD

    KOBAYASHI NAOHIRO / HASHIMOTO YUKI / AKABANE KAZUKI et al. | Europäisches Patentamt | 2016

    Freier Zugriff

    Lock detector for noise-coded signals

    Carson, L. M. | NTRS | 1980