TRW has developed a single chip radiation hardened 32-bit RISC microprocessor, the RH32S. The RH32S is based on TRW's 5-chip version. It has over five million transistors and is implemented using 0.35 /spl mu/m SOI standard cell technology. The high-performance architecture provides greater than 40 million instructions per second (MIPS) at 50 MHz while only using six watts of power. The RH32S is ideal for space and airborne applications requiring data handling, real-time control, and on-board data analysis. It is currently being designed into multiple flight systems.
Radiation hardened 32-bit RISC microprocessor
2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484) ; 5 ; 219-226 vol.5
2000-01-01
803994 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Radiation Hardened 32-Bit RISC Microprocessor
British Library Conference Proceedings | 2000
|7.0303 High Performance RISC Microprocessor for Operation in Harsh Space Environment
British Library Conference Proceedings | 2003
|