This paper proposes an error compensation circuit for fixed-width multiplier based on probability and computer simulation (PACS), whereas the solution provides highest accuracy, low power consumption with high speed. Being highly accurate, the proposed PACS approach is area-effective as compared to Multilevel conditional Probability (MLCP) method. The proposed 8×8 bit fixed width multiplier is designed using Xilinx. Significant reduction in FPGA resources, delay and power can be achieved using fixed width multiplier with PACS instead of MLCP method.
Probablity and simulation based design of fixed width multiplier
01.04.2017
464554 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Pulse-width modulation multiplier Patent
NTRS | 1970
|Pulse Width Amplitude Modulation Based CMOS Multiplier
IEEE | 2010
|A Compensation Method of Quantizing Error and Its Circuits Implementation for Fixed-Width Multiplier
British Library Online Contents | 2011
|Fixed-width press hammer head replacement tool and method
Europäisches Patentamt | 2021
|