With the increasing complexities of semiconductor designs, verification becomes more critical and time consuming. ASIC verification consumes 60 to 70 percent of the entire product cycle and hence it is a very important task in digital design world. To reduce the overall time to market, it is crucial to complete the verification in a narrow time frame. Coverage gives the statistical measure of the verification objectives that have been met. The objective of this paper is to automate the creation of coverage model from the coverage plan, thus reducing the verification efforts and increasing the verification productivity.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Automated Verification System for Functional Coverage Extraction


    Beteiligte:
    Jain, Palak (Autor:in) / Shah, Mihir V. (Autor:in) / Patel, Bhavin (Autor:in)


    Erscheinungsdatum :

    2018-03-01


    Format / Umfang :

    5950416 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    AUTOMATED SELECTION OF ENVIRONMENTAL DATA COVERAGE

    BILEK JAN / EICHLER ZDENEK / MUNDEL KAREL | Europäisches Patentamt | 2019

    Freier Zugriff

    Automated selection of environmental data coverage

    BILEK JAN / EICHLER ZDENEK / MUNDEL KAREL | Europäisches Patentamt | 2020

    Freier Zugriff