DDR3L based memory bus design conventionally employs termination on the command, address and control bus. This paper discusses the effort to optimize the bus to function within the specifications without these terminations. Signaling and power sensitivities are discussed at various bus speeds.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Trade-offs in CAC memory terminations


    Beteiligte:
    Nukala, Pooja (Autor:in) / Adsure, Virendra (Autor:in) / Cheah, Shu Young (Autor:in)


    Erscheinungsdatum :

    2016-09-01


    Format / Umfang :

    1403562 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    MMW system trade-offs

    Currie, N.C. / Parker, S.W. / Efurd, R.B. | IEEE | 1988


    MMW system trade-offs

    Currie, N.C. / Parker, S.W. / Efurd, R.B. | Tema Archiv | 1988


    Tire Parameters and Trade-Offs

    Velte, J. D. | SAE Technical Papers | 1976


    V/STOL aircraft trade-offs

    Kelsey, B.S. | Engineering Index Backfile | 1964


    UCAV Configuration & Performance Trade-Offs

    Woolvin, Stuart | AIAA | 2006