The Charles Stark Draper Laboratory, under contract to the NASA Johnson Space Center, has developed a Fault-Tolerant Parallel Processor (FTPP) for use on the NASA X-38 experimental vehicle. Using commercial processor boards and the industry-standard VME backplane, the system is configured as a quadruplet Flight-Critical Processor (FCP) and five simplex Instrumentation Control Processors (ICPs). The FCP is Byzantine resilient for any two non-simultaneous permanent faults, and for any number of non-simultaneous recoverable faults, as long as a maximum of one other fault condition occurs during the recovery process (only two recoveries can be in progress at once). This paper focuses on some of the hardware and software design of the Fault-Tolerant System Services (FTSS) that isolate, as much as possible, the redundancy of the FCP from the application software, such as the guidance, navigation and flight control software, on the X-38 FTPP. FTSS also performs reconfiguration and recovery functions.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design of a fault-tolerant parallel processor


    Beteiligte:
    Racine, R. (Autor:in) / LeBlanc, M. (Autor:in) / Beilin, S. (Autor:in)


    Erscheinungsdatum :

    01.01.2002


    Format / Umfang :

    968155 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Fault-tolerant parallel processor

    HARPER, RICHARD E. / LALA, JAYNARAYAN H. | AIAA | 1991


    Fault-Tolerant Communications Processor

    J. J. Stiffler | AIAA | 1981



    Reducing the Probability of Common-Mode Failure in the Fault Tolerant Parallel Processor

    Lala, J. H. / Harper, R. E. / IEEE et al. | British Library Conference Proceedings | 1993


    On the design of fault tolerant parallel manipulators

    Notash, Leila | Online Contents | 2003