This paper presents Southwest Research Institute's continuing development of flexible CCSDS compatible command and telemetry collection hardware. Results of the requirements analysis, systems design and hardware fabrication and test are presented in detail. The objective of this development effort was to provide an FPGA core module that could be used in a variety of spacecraft with minimal modification. The module must provide command decoding and BCH error detection and correction for the spacecraft's main computer. The module must also serve as a level-0 "safe" mode processor and be able to immediately execute commands received from the ground. The FPGA core module designed as a result of this effort will be used in those applications where a critical need exists for a level-0 command capability along with normal spacecraft commanding. The design may also be used to speed up system throughput by off loading the command process from the main computer's tasks.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    FPGA CCSDS command decoder with BCH EDAC and level-0 command execution


    Beteiligte:
    Epperly, M.E. (Autor:in) / Walls, B.J. (Autor:in) / Wasiewicz, M. (Autor:in)


    Erscheinungsdatum :

    2002-01-01


    Format / Umfang :

    708856 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    7.0204 FPGA CCSDS Command Decoder with BCH EDAC and Level-0 Command Execution

    Institute of Electrical and Electronics Engineers | British Library Conference Proceedings | 2002


    Mission Adaptable CCSDS Formatter / Command Decoder

    Epperly, M. E. / McGuagh, P. / Walls, B. J. et al. | British Library Conference Proceedings | 2000



    CCSDS Decoder/Encoder Boards

    Habinc, S. / Saunders, S. | Springer Verlag | 2022


    The CCSDS Decoder/Encoder Boards

    Habinc, Sandi | Springer Verlag | 2013