This paper describes a new memristor crossbar architecture that is proposed for use in a high density cache design. This design has less than 10% of the write energy consumption than a simple memristor crossbar. Also, it has up to 4 times the bit density of an STT-MRAM system and up to 11 times the bit density of an SRAM architecture. The proposed architecture is analyzed using a detailed SPICE analysis that accounts for the resistance of the wires in the memristor structure. Additionally, the memristor model used in this work has been matched to specific device characterization data to provide accurate results in terms of energy, area, and timing.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Hybrid crossbar architecture for a memristor based memory


    Beteiligte:
    Yakopcic, Chris (Autor:in) / Taha, Tarek M. (Autor:in) / Hasan, Raqibul (Autor:in)


    Erscheinungsdatum :

    2014-06-01


    Format / Umfang :

    818957 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Cognitive domain ontologies in a memristor crossbar architecture

    Yakopcic, Chris / Rahman, Nayim / Atahary, Tanvir et al. | IEEE | 2017


    Memristor crossbar based implementation of a multilayer perceptron

    Yakopcic, Chris / Taha, Tarek M. | IEEE | 2017



    Evaluation of Leakage Currents in Memristor Crossbar Arrays

    Kasongo, Muana / Ytterdal, Trond / Lee, John et al. | IEEE | 2023


    CROSSBAR

    DYATLOV VIKTOR IVANOVICH / KUKLIN VYACHESLAV ALEKSANDROVICH / LOZOVENKO SERGEJ NIKOLAEVICH et al. | Europäisches Patentamt | 2018

    Freier Zugriff