Recently, highly-efficient two-step recoded and one-step nonrecoded trinary signed-digit (TSD) carry-free adder/subtracter has been presented based on redundant bit representation (RBR) for the operands digits where it has been shown that only 24 (30) minterms are needed to implement the two-step recoded TSD (the one-step nonrecoded) addition for any operand length. In this paper, we present four different multiplication designs based on our proposed recoded and nonrecoded TSD adders. Our multiplication designs require a small number of reduced minterms to generate the multiplication partial products.
Recoded and nonrecoded trinary signed-digit multipliers designs using redundant bit representations
01.01.1998
685665 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Recoded and Non-Recoded Trinary Signed-Digit Multipliers Designs Using Redundant Bit Representations
British Library Conference Proceedings | 1998
|Optoelectronics Recoded Trinary Signed Digit Adder Using Optical Correlators
British Library Conference Proceedings | 1997
|British Library Online Contents | 1998
|Recoded Versus Non Recoded Signed-Digit Number Based Digital Parallel Arithmetic: A Case Study
British Library Conference Proceedings | 1995
|