FIR channels are widely utilized in the field of Digital Communications specifically in the IF phases of the receiving end. FIR channels are in all respects generally utilized in Software defined Radio to achieve the desired IF frequency. It helps in furnishing with great rejection, without changing equipment in a communication framework. Multipliers are basic design sections of most forefront processor designs and architectures. Vedic Algorithm to structure processors has been executed by a couple of makers and the results are much optimized and promising. This research work proposed the most essential utilization of a Vedic Multiplier in the structuring of a Finite Impulse Response Filter. The different post implementation elements of the created filter design are evaluated to validate the proposed design.
Application of Vedic Multiplier: Design of a FIR Filter
2020-11-05
285499 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
A 2x2 Bit Multiplier Using Hybrid 13T Full Adder with Vedic Mathematics Method
BASE | 2018
|Design of IIR Filter Using Wallace Tree Multiplier
IEEE | 2018
|