This research work presents a design of Schmitt trigger using dynamic threshold voltage metal oxide silicon (DTMOS) for low power consumption. The proposed DTMOS Schmitt trigger design and simulated in 180nm technology in CADENCE tool and operated in 0.3Vsupplied power. The main idea behind this project is to reduce power consumption and noise figure. It is used to remove noise from signals used in digital circuits instead use of CMOS can result in increasing the power and noise. Experimental analysis demonstrated the performance of DTMOS Schmitt trigger for low power and less area which further helps to improve the functionality of the circuit.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Design of Schmitt Trigger Using DTMOS Technology for Low power Consumption


    Beteiligte:
    Choudhary, Shraddha (Autor:in) / Jain, P.K. (Autor:in) / Ajnar, D.S. (Autor:in)


    Erscheinungsdatum :

    05.11.2020


    Format / Umfang :

    367899 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    NMOS Only Schmitt Trigger Based SRAM Cell

    Adithi, R. / Dambal, Soumya / Pande, Kirti S. | IEEE | 2019




    SAGGISTICA E DOCUMENTAZIONE - Carl Schmitt

    Ferraro, Renato | Online Contents | 2013


    Power-losing trigger device

    ZOU JIACHUN / YAO RONGKANG / LU LINGMING et al. | Europäisches Patentamt | 2015

    Freier Zugriff