This paper describes a fully programmable 6 processor die that was implemented in IBM's 130 nanometer 8SF process. It is capable of operating as two triple voted processors each with 6 Mbytes of Embedded Dynamic Random Access Memory (EDRAM) or 6 independent processors each with 2 Mbytes of EDRAM. In triple vote mode the processor counts and recovers from single event upsets. It supports external Double Data Rate (DDR) Synchronous Dynamic Random Access Memory (SDRAM), and has two Spacewire ports, a 4 GBit input port, and a 4 Gbit output port. The processor core with memory performs approximately 2.5 Giga Floating Point Operations Per Second (GFLOPS) per Watt, with worst case input/output power its performance is approximately 1 GFLOPS per Watt. The processor's efficient messaging allows hundreds of processors to be applied to applications such as radar.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    High Performance Space Computing


    Beteiligte:


    Erscheinungsdatum :

    01.03.2007


    Format / Umfang :

    725771 byte





    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    High performance enabled space object tracking via cloud computing

    Wei, Sixiao / Jia, Bin / Chen, Zhijiang et al. | IEEE | 2018


    High-Performance Computing Challenges in Aeronautics and Space Applications

    Basermann, Achim | Deutsches Zentrum für Luft- und Raumfahrt (DLR) | 2017

    Freier Zugriff

    High Performance Computing Applications in Space with DM Technology

    Zucherman, Aaron P. / Samson, John R. / Malphrus, Benjamin K. | IEEE | 2019



    A reconfigurable computing board for high performance processing in space

    Van Buren, D. / Murray, P. / Langley, T. | IEEE | 2004