The reduction in the transistor and interconnect dimensions have a severe impact on the reliable performance of the Field Programmable Gate Array (FPGA) circuits. The process variation effects in nanometer scale technologies result in transient errors or permanent failures that cause undesired behavior of the circuit. In this work, we analyze a method for fault identification to mitigate the impact of lifetime failures such as Electro-migration (EM) and Hot Carrier Effect (HCE) in interconnect of the FPGA. This method is based on the signal delays in routing resources that include switch blocks and interconnect wires.
Early lifetime failure detection in FPGAs using delay faults
2014-06-01
644360 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Rapid Corner Detection Using FPGAs
Online Contents | 2010
Exponential lifetime model with delayed failure detection
Tema Archiv | 1983
|British Library Conference Proceedings | 2000
|Emerald Group Publishing | 1999
Using FPGAs Importance and Problems
British Library Conference Proceedings | 2005
|