This paper presents a simple corrective control scheme for overcoming state transition faults occurring in the operation of asynchronous sequential circuits. The proposed controller is static, as it does not need any memory in its design so as to minimize the controller size. We address the existence condition and design procedures for static corrective controllers that invalidate state transition faults. A VHDL experimental study is shown to demonstrate the applicability of the proposed scheme.
Simple corrective control for tolerating state transition faults in asynchronous circuits
01.08.2016
277185 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
Performance implications of tolerating cache faults
TIBKAT | 1991
|British Library Conference Proceedings | 1995
|Designing Asynchronous Circuits
Online Contents | 1995
|Bridging Faults in BiCMOS Circuits
British Library Conference Proceedings | 1993
|Tolerating Arbitrary Node Failures in the Time-Triggered Architecture
SAE Technical Papers | 2001
|