This paper presents the analysis, the efficiency optimization and the design strategy of a Dickson type rectifier using 65nm CMOS technology. The rectifier is used as an on-chip wireless power receiver for wireless power transfer applications. The modeling of this rectifier takes the threshold voltage variation, bulk modulation, and the major parasitic capacitors into account. A mathematical model of the rectifier allows finding the relationship between its performance and the design parameters. Based on parameter discussion and performance analysis, a design procedure is presented to get higher conversion efficiency.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A design of 2.4GHz rectifier in 65nm CMOS with 31% efficiency


    Beteiligte:


    Erscheinungsdatum :

    2013-11-01


    Format / Umfang :

    846378 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    7.0502 An Integrated 2.4GHz CMOS RF Front-End

    IEEE | British Library Conference Proceedings | 2004


    A 107GHz LNA in 65nm CMOS with inductive neutralization and slow-wave transmission lines

    Chuang Lu, / Mahmoudi, Reza / van Roermund, Arthur H. M. et al. | IEEE | 2012



    Measurement based FHSS–type Drone Controller Detection at 2.4GHz: An STFT Approach

    Kaplan, Batuhan / Kahraman, Ibrahim / Gorcin, Ali et al. | IEEE | 2020


    A Flight-Proven 2.4GHz ISM Band COTS Communications System for Small Satellites

    Mas, I. / Kitts, C. / American Institute of Aeronautics and Astronautics | British Library Conference Proceedings | 2007