Model Based Systems Engineering depends on correct models. However, thus far, relatively little attention has been paid to ensuring their correctness - particularly for larger system engineering models. This paper describes a methodology for performing verification and validation on models written in SysML. The method relies on a catalog of candidate requirements that can be selected and tailored for a specific project. Many of these requirements can be verified automatically. Examples of diagrams taken from an independently created SysML model of a satellite are presented to show how automated verification can be used to identify non-obvious modeling deficiencies.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Verification and Validation of SysML Models


    Beteiligte:


    Erscheinungsdatum :

    2021-03-06


    Format / Umfang :

    1691477 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    OWL2 and SysML

    Rouquette, Nicolas / Jenkins, Steven | NTRS | 2010


    SysML und Fahrzeugelektronik

    Stuecka, Renate | Tema Archiv | 2006


    Checking SysML Models Against Safety and Security Properties

    de Saqui-Sannes, Pierre / Apvrille, Ludovic / Vingerhoeds, Rob | AIAA | 2021


    Automatic Formal Verification of SysML State Machine Diagrams for Vehicular Control Systems

    Paredis, Chris / Rizzo, Denise / Mahani, Maziar et al. | SAE Technical Papers | 2021