The present disclosure is for minimizing the parasitic resistance of an output capacitor of a low-voltage DC-DC converter (LDC) proposed to improve a lifespan of a battery and increase efficiency of the DC-DC converter through reduction of an equivalent series resistance (ESR) of an output capacitor in an N-phase interleaving type vehicle DC-DC converter. According to the present disclosure, the LDC includes: an N-phase power circuit configured by connection of N DC-DC converters in parallel between a high-voltage (HV) battery and a low-voltage (LV) battery; and one output capacitor commonly connected to an output of each phase DC-DC converter, wherein each phase of the N-phase power circuit is controlled in an interleaving manner which delays a phase by 360°/N. Here, each N-phase power circuit is controlled by switching at a frequency of [(a frequency at which the parasitic resistance (equivalent series resistance (ESR)) of the output capacitor is minimized)/N].


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    METHOD AND APPARATUS FOR MINIMIZING PARASITIC RESISTANCE OF OUTPUT CAPACITOR IN LDC


    Beteiligte:
    PARK JI HOON (Autor:in) / CHOI DEOK KWAN (Autor:in) / KIM WON GON (Autor:in) / KIM KANG MIN (Autor:in) / HEO MIN (Autor:in) / BANG TAE HO (Autor:in) / KIM DU HO (Autor:in) / SHIM HYUN WOO (Autor:in) / JEON SOO MIN (Autor:in) / LEE A RA (Autor:in)

    Erscheinungsdatum :

    2022-05-26


    Medientyp :

    Patent


    Format :

    Elektronische Ressource


    Sprache :

    Englisch


    Klassifikation :

    IPC:    B60L PROPULSION OF ELECTRICALLY-PROPELLED VEHICLES , Antrieb von elektrisch angetriebenen Fahrzeugen / H02M APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS , Anlagen zur Umformung von Wechselstrom in Wechselstrom, von Wechselstrom in Gleichstrom oder umgekehrt, oder von Gleichstrom in Gleichstrom und zur Verwendung in Netzen oder ähnlichen Stromversorgungssystemen



    Method and apparatus for minimizing parasitic resistance of output capacitor in LDC

    PARK JI HOON / CHOI DEOK KWAN / KIM WON GON et al. | Europäisches Patentamt | 2024

    Freier Zugriff

    LDC Method and apparatus for minimizing capacitor parasitic resistance of LDC

    PARK JI HOON / CHOI DEOK KWAN / KIM WON GON et al. | Europäisches Patentamt | 2022

    Freier Zugriff

    APPARATUS FOR MINIMIZING RESISTANCE OF SHIP

    KIM JOO SUNG / CHOI AH REUM / KIM HYUN JO | Europäisches Patentamt | 2018

    Freier Zugriff

    APPARATUS FOR MINIMIZING RESISTANCE IN MOON POOL

    KIM JOO SUNG / CHOI AH REUM / KIM TAE YOUNG et al. | Europäisches Patentamt | 2018

    Freier Zugriff

    APPARATUS FOR MINIMIZING RESISTANCE IN MOON POOL

    PAK KYUNG RYEUNG / KIM HEE JUNG / SON HYE JONG et al. | Europäisches Patentamt | 2017

    Freier Zugriff