Error correction code (ECC) hardware includes write generation (Gen) ECC logic and a check ECC block coupled to an ECC output of a memory circuit with read Gen ECC logic coupled to an XOR circuit that outputs a syndrome signal to a syndrome decode block coupled to a single bit error correction block. A first MUX receives the write data is in series with an input to the write Gen ECC logic or a second MUX receives the read data from the memory circuit in series with an input of the read Gen ECC logic. A cross-coupling connector couples the read data from the memory circuit to a second input of the first MUX or for coupling the write data to a second input of the second MUX. An ECC bit comparator compares an output of the write Gen ECC logic to the read Gen ECC logic output.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    ERROR CORRECTION HARDWARE WITH FAULT DETECTION


    Weitere Titelangaben:

    FEHLERKORREKTUR-HARDWARE MIT FEHLERERKENNUNG
    MATÉRIEL DE CORRECTION D'ERREUR AVEC DÉTECTION DE DÉFAUT


    Beteiligte:

    Erscheinungsdatum :

    2021-03-03


    Medientyp :

    Patent


    Format :

    Elektronische Ressource


    Sprache :

    Englisch


    Klassifikation :

    IPC:    G06F ELECTRIC DIGITAL DATA PROCESSING , Elektrische digitale Datenverarbeitung / B60W CONJOINT CONTROL OF VEHICLE SUB-UNITS OF DIFFERENT TYPE OR DIFFERENT FUNCTION , Gemeinsame Steuerung oder Regelung von Fahrzeug-Unteraggregaten verschiedenen Typs oder verschiedener Funktion / G11C Statische Speicher , STATIC STORES



    ERROR CORRECTION HARDWARE WITH FAULT DETECTION

    JALAN SAKET / PRATHAPAN INDU / KARKISAVAL ABHISHEK GANAPATI | Europäisches Patentamt | 2018

    Freier Zugriff

    REDUCED ERROR SENSOR FAULT DETECTION

    MCBRIEN GARY M / GOSSE JAMES A | Europäisches Patentamt | 2020

    Freier Zugriff

    Reduced error sensor fault detection

    MCBRIEN GARY M / GOSSE JAMES A | Europäisches Patentamt | 2021

    Freier Zugriff

    Detection and Correction for Measurement Error

    Lane, D. W. | SAE Technical Papers | 1965


    Fault tolerant system with minimal hardware

    MUJICA FRED A / KWONG JOHN Y / KOLOSKY MICHAEL P | Europäisches Patentamt | 2024

    Freier Zugriff