The invention discloses a disconnection system and method used after latching caused by abnormity of a high-voltage loop of a whole vehicle, and relates to the technical field of new energy vehicles, the disconnection system comprises an MCU chip of a BMS, an SBC chip, a latch and an IO driving chip; the MCU chip of the BMS outputs a latch enable signal and sends the latch enable signal to the latch; the MCU chip of the BMS outputs a dog feeding signal to the SBC chip, the SBC chip monitors the dog feeding signal in real time, if the dog feeding signal is not received in a set time all the time, a low level is output, and otherwise, a high level is output; the MCU chip of the BMS outputs a relay control signal and transmits the relay control signal through the latch, the relay control signal output by the latch and the signal output by the SBC chip are subjected to logic and operation, and then the relay control signal is sent to a relay of an external loop through the IO driving chip. According to the invention, after the MCU chip of the BMS is abnormal and recovered, normal control of the relay can be recovered; after the MCU chip of the BMS is abnormal and cannot be recovered, the high-voltage relay can be disconnected after the set time.
本发明公开了用于整车高压回路因异常导致锁存后的断开系统及方法,涉及新能源汽车技术领域,包括:BMS的MCU芯片、SBC芯片、锁存器、IO驱动芯片;BMS的MCU芯片输出锁存器使能信号发送给锁存器;BMS的MCU芯片向SBC芯片输出喂狗信号,SBC芯片对喂狗信号进行实时监控,若在设定时间内始终未接收到喂狗信号则输出低电平,否则输出高电平;BMS的MCU芯片输出继电器控制信号并通过锁存器传输,经锁存器输出的继电器控制信号与SBC芯片输出的信号进行逻辑与运算后,再经IO驱动芯片将继电器控制信号发送给外部回路的继电器。本发明在BMS的MCU芯片发生异常恢复后,能够恢复对继电器的正常控制;在BMS的MCU芯片发生异常无法恢复后,能够在设定时间后断开高压继电器。
System and method for disconnecting latched high-voltage loop of whole vehicle due to abnormity
用于整车高压回路因异常导致锁存后的断开系统及方法
2024-04-12
Patent
Elektronische Ressource
Chinesisch
New energy vehicle current abnormity protection control method and high-voltage loop
Europäisches Patentamt | 2023
|GLAZING CONTAINING LATCHED PROFILED GASKET FOR LATCHED LINING
Europäisches Patentamt | 2022
|GLAZING CONTAINING LATCHED PROFILED GASKET FOR LATCHED LINING
Europäisches Patentamt | 2021
|Power-efficient low-voltage bootstrapped CMOS latched driver
IET Digital Library Archive | 1999
|