The invention discloses an aircraft brake controller based on an FPGA (Field Programmable Gate Array), which comprises two same control panels, each control panel controls two brake channels, and the two control panels are completely independent; each control board comprises an interface circuit, a CPU (Central Processing Unit) chip, an FPGA (Field Programmable Gate Array) A1 chip, an FPGA A2 chip, an NVM1 chip and an NVM2 chip; the CPU chip is communicated with the FPGA1 chip through an SPI (Serial Peripheral Interface); the FPGA1 chip is respectively communicated with the NVM1 chip and the NVM2 chip through an SPI (Serial Peripheral Interface); the interface circuit is directly connected with the FPGA1 chip and the FPGA2 chip respectively, and is used for collecting field signals and transmitting control signals; the FPGA1 chip and the FPGA2 chip are completely independent and do not carry out information interaction; only when the FPGA1 and the FPGA2 output signals for controlling the cut-off valve to be opened to the interface circuit at the same time, the cut-off valve can be opened. According to the controller, the safety and the reliability are improved, non-instruction braking caused by a single-point fault is avoided, fault equipment can be quickly positioned, and the maintenance time is shortened.
本发明公开了一种基于FPGA的飞机刹车控制器,包括两块相同的控制板,每一块控制板控制两个刹车通道,两块控制板之间完全独立;每一块控制板包括接口电路、CPU芯片、FPGA1芯片、FPGA2芯片、NVM1芯片和NVM2芯片;CPU芯片通过SPI接口与FPGA1芯片通信;FPGA1芯片通过SPI接口分别与NVM1芯片和NVM2芯片通信;接口电路分别与FPGA1芯片和FPGA2芯片直接连接,用于采集现场信号和传输控制信号;FPGA1芯片和FPGA2芯片完全独立,不进行信息交互;仅当FPGA1与FPGA2同时输出控制切断阀打开信号到接口电路时,切断阀才能够打开。本发明控制器提高了安全性和可靠性,避免了单点故障造成的非指令刹车,能够快速定位到故障设备,减少维修时间。
Aircraft brake controller based on FPGA
一种基于FPGA的飞机刹车控制器
2021-12-17
Patent
Elektronische Ressource
Chinesisch
FPGA Based OBDH Bus Controller
British Library Conference Proceedings | 1998
|FPGA Based OBDH Bus Controller
British Library Online Contents | 1998
|