As the wind power technology develops, the Doubly Fed Induction Generator (DFIG) based wind power system, when connected to a weak network with large impedance, may suffer resonances, i.e., Sub- Synchronous Resonance (SSR) or High Frequency Resonance (HFR) when connected to the series or parallel compensated weak network. Besides these two resonances, a Middle Frequency Resonance (MFR) between 200 Hz and 800 Hz may appear when the Phase Locked Loop (PLL) with fast control dynamics is applied. In order to analyze the MFR, the DFIG system impedance considering the PLL is studied based on the Vector Oriented Control (VOC) strategy in Rotor Side Converter (RSC) and Grid Side Converter (GSC). On the basis of the established impedance modeling of the DFIG system, it is found that the PLL with fast control dynamics may result in the occurrence of MFR due to a decreasing phase margin. The simulation results of both a 7.5 kW small scale DFIG system and a 2 MW large scale DFIG system are provided to validate the theoretical analysis of the MFR.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Analysis of Middle Frequency Resonance in DFIG System Considering Phase Locked Loop


    Beteiligte:
    Song, Yipeng (Autor:in) / Blaabjerg, Frede (Autor:in)

    Erscheinungsdatum :

    2018-01-01


    Anmerkungen:

    Song , Y & Blaabjerg , F 2018 , ' Analysis of Middle Frequency Resonance in DFIG System Considering Phase Locked Loop ' , I E E E Transactions on Power Electronics , vol. 33 , no. 1 , 7862270 , pp. 343-356 . https://doi.org/10.1109/TPEL.2017.2672867



    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Klassifikation :

    DDC:    629



    The frequency locked loop

    Clarke, K. K. / Tepedelenlioglu, N. / Unkauf, M. | NTRS | 1967



    Constant-Frequency Pulsed Phase-Locked-Loop Measuring Device

    Yost, William T. / Cantrell, John H. / Kushnick, Peter W. | NTRS | 1992


    Frequency Tracking Characteristics of Split-Loop Phase-Locked Receivers

    Marougi, Salam D. / Easa, Abd-alkareem M. | IEEE | 1986


    All digital phase-locked loop

    Jurgo, Marijan | BASE | 2013

    Freier Zugriff