In this paper, we proposed a novel high-speed architecture to incorporate multiple stand-alone DDoS countering mechanisms. The architecture separates DDoS filtering mechanisms, which are algorithms, out of packet decoder, which is the basement. The architecture not only helps developers to give more concentration on optimizing algorithms but also integrate multiple algorithms to achieve more efficient DDoS defense mechanism. The architecture is implemented on reconfigurable hardware, which helps algorithms to be flexibly changed or updated. We implemented and experimented the system using NetFPGA 10G board with incorporation of Port Ingress/Egress Filtering and Hop-Count Filtering to classify IP spoofing packets. The synthesis results show that the system runs at 118.907 MHz, utilizes 38.99% Registers, and 44.75% BlockRAMs/FIFOs of the NetFPGA 10G board. The system achieves the detection rate of 100% with false negative rate at 0%, and false positive rate closed to 0.16%. The experimental results prove that the system achieves packet decoding throughput at 9.869 Gbps in half-duplex mode and 19.738 Gbps in full-duplex mode.


    Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    A Novel High-Speed Architecture for Integrating Multiple DDoS Countermeasure Mechanisms Using Reconfigurable Hardware



    Erscheinungsdatum :

    01.06.2017


    Anmerkungen:

    Journal of Telecommunication, Electronic and Computer Engineering (JTEC); Vol 9, No 2-4: Circuit and System Advancement in Modern World III; 41-46 ; 2289-8131 ; 2180-1843


    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Klassifikation :

    DDC:    629



    FPGA-Based Multiple DDoS Countermeasure Mechanisms System Using Partial Dynamic Reconfiguration

    Thinh, Tran Ngoc / Pham-Quoc, Cuong / Nguyen-Hoang, Biet et al. | BASE | 2016

    Freier Zugriff

    Use of Hardware in the Loop Simulation in Countermeasure Effectiveness

    Sidery, C. J. / Advisory Group for Aerospace Research and Development; Sensor and Propagation Panel | British Library Conference Proceedings | 1996




    ABNORMALITY COUNTERMEASURE SYSTEM AND ABNORMALITY COUNTERMEASURE METHOD

    NAITO SHUNYA / UEDA SUGURU / SHINOMIYA TAKESHI et al. | Europäisches Patentamt | 2024

    Freier Zugriff