High-Performance VLSI Architecture for Very High-Order FIR Filters Based on Distributed Arithmetic
TRANSACTIONS- SOCIETY OF INSTRUMENT AND CONTROL ENGINEERS ; 40 ; 442-447
01.01.2004
6 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 629.8 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
VLSI Architecture of Kalman Filters with Minimum Latency Based on FADDEEVA Algorithm
British Library Online Contents | 1998
|Low Power Dissipation of High-Performance VLSI Processor for State-Space Digital Filters
British Library Online Contents | 1998
|NTRS | 1985
|British Library Online Contents | 1997
|British Library Conference Proceedings | 2009
|