Design of a Parallel VLSI Processor for Road Extraction Based on Logic-in-Memory Architecture
TRANSACTIONS- SOCIETY OF INSTRUMENT AND CONTROL ENGINEERS ; 36 ; 1009-1018
01.01.2000
10 pages
Aufsatz (Zeitschrift)
Unbekannt
DDC: | 629.8 |
© Metadata Copyright the British Library Board and other contributors. All rights reserved.
Digital Control Parallel VLSI Processor
British Library Online Contents | 1995
|NTRS | 1985
|2-D parallel memory architecture for video processor
British Library Online Contents | 2008
|Optimal Design of a VLSI Processor with Spatially and Temporally Parallel Structure
British Library Online Contents | 1996
|