Channelized receivers are useful in communications systems that use frequency division multiplexing, and in wideband radar and electronic warfare receivers. In present wideband communications equipment, the channelization function is done typically with discrete elements such as mixers and surface acoustic wave (SAW) bandpass filters on a single channel basis. A great deal of activity has been directed to using digital techniques and devices to make smaller, cheaper receivers. Following this trend, this paper exploits the "Timeline" 0.18 micron CMOS technology announced by Texas Instruments and show the bandwidths, levels of system integration, and package sizes that become possible with the Timeline technology. The design example shown is a digital channelizer for a system with a 150 MHz total bandwidth including 60 channels on 2.5 MHz channel centers. A polyphase filter bank algorithm with 6x oversampling compared to the channel spacing is used. The design is suitable for a burst communication receiver. With the Timeline technology, an ASIC that implements two maximally decimated filter banks at the above bandwidths is shown. The ASIC fits onto a 20 mmx20 mm die and consumes about 7 watts. Three such ASICs are then needed to implement the complete 6x oversampled filter bank, which will output 60 complex channels at 15 MSPS for about 20 watts.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    The channelized receiver comes of age

    Hennessy, P. / Quick, J.D. | Tema Archiv | 1979


    A hardware-efficient, multirate, digital channelized receiver architecture

    Zahirniak, D.R. / Sharpin, D.L. / Fields, T.W. | IEEE | 1998



    0.25 micron radiation tolerant CMOS technology

    Roedde, K. | Tema Archiv | 2002


    Digital channelized receiver based on time-frequency analysis for signal interception

    Lopez-Risueno, G. / Grajal, J. / Sanz-Osorio, A. | IEEE | 2005