A new approach to the design of microprocessor-based failsafe systems for railways that was used to design the FIRM architecture is described. The approach involves assigning appropriate levels of safety to system functions, depending on how critical they are, instead of using the same safety standard for all functions. The FIRM (short for failsafe interlocking system for railways using microprocessors) architecture uses a pair of processors that operate in a see-saw mode, with one or more pairs kept on standby. The installation and testing of an engineering prototype of the architecture that was fabricated for Indian Railways are discussed.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A fail-safe interlocking system for railways


    Weitere Titelangaben:

    Ein ausfallsicheres Kopplungssystem für Eisenbahnen


    Beteiligte:
    Chandra, V. (Autor:in) / Verma, M.R. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1991


    Format / Umfang :

    9 Seiten, 9 Quellen




    Medientyp :

    Aufsatz (Zeitschrift)


    Format :

    Print


    Sprache :

    Englisch




    An embedded fail-safe interlocking system

    Bin Pei / Ming, Yinghua | Tema Archiv | 1997



    Relay interlocking on swiss federal railways

    Engineering Index Backfile | 1956


    FAIL-SAFE SYSTEM

    ITO HIROAKI | Europäisches Patentamt | 2021

    Freier Zugriff

    Changing the Absolutist Safety Culture: Accepting that the Railways are not Fail Safe

    Godfrey, P. / AIC Conference Ltd | British Library Conference Proceedings | 1996