A plated solder-bump process used for the manufacture of high-reliability flip chips is described. Characterization work done to improve the process manufacturability and the resulting product reliability gains are reviewed. Two detailed studies of the thin-film deposition conditions and the Cu pedestal plating parameters are described. Recommendations implemented as a result of these studies have reduced the bump-interconnect-failure level from a defect rate of approximately 500 p.p.m. to <10 p.p.m. Excellent temperature cycling performance of assembled hybrids was obtained. The process has been used in high-volume production to manufacture ICs used in automobiles (under-hood application). In process capability has improved from a Cp<1 to Cp>1.5. This work highlights the need and the benefits of detailed characterization, which results in more robust manufacturing processes and eventually in more reliable product performance.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    Reliability improvements in solder bump processing for flip chips


    Weitere Titelangaben:

    Zuverlässigkeitsverbesserung beim Bump-Löten für Flip-Chips


    Beteiligte:
    Warrior, M. (Autor:in)


    Erscheinungsdatum :

    1990


    Format / Umfang :

    10 Seiten, 11 Quellen


    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Self-aligned Assembly Technology for Laser Diode Modules using Stripe-type AuSn Solder Bump Flip-chip Bonding

    IEEE / Lasers and Electro-Optics Society | British Library Conference Proceedings | 1995



    Flip-chip assembly and reliability using gold/tin solder bumps [5454-03]

    Oppermann, H. / Hutter, M. / Klein, M. et al. | British Library Conference Proceedings | 2004