The authors describe the NIP-III image processor, which can execute a wide variety of general image processing operations for automobile industry manufacturing applications. Sixteen processing units having the same architecture are connected in rows. Individual users can input desired instructions to each unit and also freely change the bus lines linking the units. The processing units are implemented by gate-array large-scale integrated circuits and can perform the arithmetic and logic functions needed for image processing. A high processing speed has been achieved without increasing the size of the circuits. The authors present the hardware architecture of the NIP-III and describe its processing capabilities.
Development of a high-speed image processor
Entwicklung eines Hochgeschwindigkeits-Bildprozessors
1988
6 Seiten, 5 Quellen
Aufsatz (Konferenz)
Englisch
High Speed Image Data Compression Processor for ALOS
British Library Conference Proceedings | 2002
|High Speed 32Bit Image Processor System DSPT 9506
British Library Conference Proceedings | 1988
|Miniaturized high-speed signal/data processor family
AIAA | 1993
|High Speed 16 bit Digital Signal Processor
British Library Online Contents | 1993
Image processor development with synthetic images
SPIE | 1992
|