In our work, we propose to complement model-based design processes with static program analysis tools. This allows to guarantee the satisfaction of safety requirements, and it helps to speed up the project by aiding in the establishment of general guidelines, the configuration of the build environment used as well as the coordination of distributed development and the development itself. We argue that to develop hard real-time systems, model-driven development coupled with detailed analysis of the implemented software is much better suited than traditional development methods that rely on programming C code. The users of ASCET (Advanced Simulation and Control Engineering Tool) usually work on a much more abstract level than the producers of manual code. ASCET, StackAnalyzer and aiT can be integrated in a way that the aiT/StackAnalyzer analysis results for code generated by ASCET are conveniently accessible from within the ASCET development environment. This gives ASCET users a direct feedback on the effects of their design decisions on the resource usage, allowing to select more efficient designs and implementation methods. In the following, we present the tools, the experimental integration, preliminary results and plans for further tool integration.
Automatic timing/memory-usage analysis and model-based code generation
2007
10 Seiten, 3 Bilder, 2 Tabellen, 14 Quellen
Aufsatz (Konferenz)
Englisch
Toward Timing and Memory Analysis for UAS Flight Code
AIAA | 2021
|TOWARD TIMING AND MEMORY ANALYSIS FOR UAS FLIGHT CODE
TIBKAT | 2021
|NTRS | 1977
|Caterpillar Automatic Code Generation
SAE Technical Papers | 2004
|