Configuration memory scrubbing is an essential component of any reliable FPGA-based system used in harsh radiation environments like space. Configuration scrubbing involves the periodic writing of configuration data onto the FPGA to repair configuration upsets that occur within the FPGA due to high-energy ionizing radiation. Configuration scrubbing typically requires external memory and hardware to manage the scrubbing process. This paper presents a novel configuration scrubber for the Xilinx 7-Series FPGAs that requires less external circuitry than traditional scrubbers by exploiting the on-chip Frame ECC and internal scan capability. By exploiting the on-chip features, this scrubber operates faster than traditional scrubbers and with less external hardware. The effectiveness of this scrubber was validated with a radiation test at the Los Alamos Neutron Scattering Center (LANSCE). This scrubber will be used on a Xilinx 7-Series based space processor and a high-energy physics experiment.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Hybrid Configuration Scrubbing for Xilinx 7-Series FPGAs


    Beteiligte:
    Kastensmidt, Fernanda (Herausgeber:in) / Rech, Paolo (Herausgeber:in) / Wirthlin, Michael (Autor:in) / Harding, Alex (Autor:in)


    Erscheinungsdatum :

    2016-01-01


    Format / Umfang :

    11 pages




    Medientyp :

    Aufsatz/Kapitel (Buch)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch




    Single event mitigation for Xilinx 7-series FPGAs

    Bates, T. / Bridges, C. P. | IEEE | 2018


    Fast Local Scrubbing for FPGAs

    Vera, A. / Ardalan, S. / Avery, K. et al. | British Library Conference Proceedings | 2010


    Fast Local Scrubbing for FPGAs

    Vera, Alonzo / Ardalan, Sasan / Avery, Keith | AIAA | 2010


    Die neuen Xilinx-Spartan-FPGAs fuer Kamera-Anwendungen

    Kistler,T. / Xilinx,Muenchen,DE | Kraftfahrwesen | 2010


    Dependable Dynamic Partial Reconfiguration with minimal area & time overheads on Xilinx FPGAS

    DI CARLO, STEFANO / GAMBARDELLA, GIULIO / INDACO, MARCO et al. | BASE | 2013

    Freier Zugriff