In this study, a 2 × 1-multiplexerMultiplexer based on a domino logic circuitDomino Logic Circuit is given using three different technologies: 180 nm, 120 nm, and 90 nm. A static 2 × 1 multiplexerMultiplexer is compared to the proposed circuit. Digital Schematic Circuit Designing Software (DSCH2) and Microwind 3.8 were used for the schematic and stimulation, respectively. The power delay productPower Delay Product for domino logic is 75% less than static logic in 180 nm technology, 39.28% less in 120 nm technology, and 39.33% less in 90 nm technology. As a result, the suggested 2 × 1 multiplexerMultiplexer with domino logic circuitDomino Logic Circuit outperforms static logic in terms of power dissipationPower Dissipation and time.
Design and Analysis of a Multiplexer Using Domino CMOS Logic
Lect. Notes Electrical Eng.
International Conference on Robotics, Control, Automation and Artificial Intelligence ; 2022 November 24, 2022 - November 26, 2022
2023-11-18
13 pages
Aufsatz/Kapitel (Buch)
Elektronische Ressource
Englisch
40 K cryogenic rad-hard CMOS readout multiplexer fabrication process [2226-10]
British Library Conference Proceedings | 1994
|NTRS | 1969
|Speeding up CMOS cameras and optical receivers by improved column multiplexer [4290-06]
British Library Conference Proceedings | 2001
|High-performance 480 x 12 x 4 linear CMOS IR multiplexer [3794-30]
British Library Conference Proceedings | 1999
|A Design for a 32-Channel Multiplexer
NTIS | 1981
|