This paper describes how new transistors layouts can mitigate failures Induced by atmospheric radiation, focusing on the total ionizing dose (TID) effects. By conducting an experimental comparative study of the TID effects between the Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) manufactured with new layouts proposals and the standard layout (Conventional), for devices exposed to 10 keV X-ray irradiation using a Shimadzu XRD-7000 equipment, this paper suggests a new approach of layouts to have a better performance in radiation environment with low cost impact, lower power consumption, more speed and they could keep robustness and reliability.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Understanding how to Mitigate Failures Induced by Atmospheric Radiation with New Transistors Layouts for Processors


    Weitere Titelangaben:

    Sae Technical Papers



    Kongress:

    23rd SAE Brasil International Congress and Display ; 2014



    Erscheinungsdatum :

    2014-09-30




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch




    Designing to Mitigate Food Growing Failures in Space

    Jones, Harry | SAE Technical Papers | 2004


    Railroad shop layouts

    Kingsley, F.A. | Engineering Index Backfile | 1910


    Features - Understanding Motor Shaft Failures

    Bonnett, Austin H. | Online Contents | 1999


    Signaling special layouts

    Bagley, F.H. | Engineering Index Backfile | 1927


    Wing Sections Without Layouts

    Allen, C.F. | Emerald Group Publishing | 1947