Goal: Enable anyone to SPICE-model and design 500 °C durable integrated circuits for their intended application.
Technical Primer on Design and SPICE Modeling of Circuits for NASA Glenn SiC JFET IC Generation 13 Prototype Wafer Run - Part 2: SiC Resistor Behavior and SPICE Modeling
2021-05-31
Sonstige
Keine Angabe
Englisch