Goal: Enable anyone to SPICE-model and design 500 °C durable integrated circuits for their intended application.
Technical Primer on Design and SPICE Modeling of Circuits for NASA Glenn SiC JFET IC Generation 13 Prototype Wafer Run - Part 1: SiC JFET Behavior and SPICE Modeling
2021-05-26
Sonstige
Keine Angabe
Englisch
NTRS | 1981
|Current limiting with SiC JFET structures
British Library Conference Proceedings | 2008
|SiC JFET for high temperature power switches
British Library Conference Proceedings | 2008
|