"Pipeline" architecture developed for very-large-scale integrated (VLSI) Viterbi decoding circuits for binary convolutional codes of large constraint lengths. In scheme, single sequential processor computes path metrics in trellis diagram (diagram in which paths and nodes represent possible sequences of code states and in which metrics indicate relative likelihoods of sequences). Systolic-array method used to store path information as well as to choose path with best metric. VLSI Viterbi-decoder architecture is compromise between speed and complexity. Size of decoding circuit increases approximately linearly with constraint length of code, and additional circuit chips added with moderate numbers of interconnections.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    VLSI Architecture For Viterbi Decoder


    Beteiligte:
    Hsu, In-Shek (Autor:in) / Truong, Trieu-Kie (Autor:in) / Reed, I. S. (Autor:in) / Sun, J. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1990-01-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch


    Schlagwörter :


    Fast VLSI Viterbi Decoder

    Wang, C. C. | NTRS | 1986


    Viterbi/algebraic hybrid decoder

    Boyd, R. W. / Ingels, F. M. / Mo, C. | NTRS | 1980


    Smart-pixel-based Viterbi decoder

    Haney, M. W. / Christensen, M. P. | British Library Conference Proceedings | 1995


    Large-Constraint-Length, Fast Viterbi Decoder

    Collins, O. / Dolinar, S. / Hsu, In-Shek et al. | NTRS | 1990