CMOS decoder is assembled from standard 4-line to 16-line decoder/demultiplexer IC's. Matrix may also be used to generate 256 latched-on or latched-off logic signals instead of 512 discrete unlatched signals. By using conventional CMOS IC's, circuit consumes only about 30 milliwatts.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen


    Exportieren, teilen und zitieren



    Titel :

    11-Line to 512-line decoder


    Beteiligte:
    Miller, W. N. (Autor:in)

    Erschienen in:

    Erscheinungsdatum :

    1980-09-01



    Medientyp :

    Sonstige


    Format :

    Keine Angabe


    Sprache :

    Englisch




    Design of Low Power, Area Efficient 2–4 Mixed Logic Line Decoder

    Meena, S. / Jacob, J.Augustin / Poornalakshmi, M. et al. | IEEE | 2018



    Line inspection robot on-line and off-line device and line inspection robot on-line and off-line system provided with same

    MAI XIAOMING / WANG TING / WANG KE et al. | Europäisches Patentamt | 2015

    Freier Zugriff

    Scalable SCPPM Decoder

    Online Contents | 2012