Zugriff

    Download


    Exportieren, teilen und zitieren



    Titel :

    Full utilization, fairness, and access delay on high speed slotted bus networks


    Beteiligte:

    Erscheinungsdatum :

    1997


    Format / Umfang :

    92 pages , 5167673 byte , 5167429 byte


    Anmerkungen:

    Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.
    Includes bibliographical references (p. 89-92).


    Medientyp :

    Hochschulschrift


    Format :

    Elektronische Ressource


    Sprache :

    Englisch





    High Speed Rail and Access Transit Networks

    Brunello, Lara Rita | TIBKAT | 2018


    High speed rail and access transit networks

    Brunello, Lara Rita | TIBKAT | 2018



    Experiments with slotted and perforated walls in a two-dimensional high-speed tunnel

    Holder, D. W. / North, R. J. / Chinneck, A. et al. | TIBKAT | 1956