This paper discusses the architecture and reviews the development of the RADSPEED™ DSP. It illustrates planned board solutions and briefly highlights the other critical components needed such as regulators, bridges to the rest of the spacecraft and high performance memory. The paper describes the various algorithm elements that may apply to the application classes and compiles information on RADSPEED algorithm elements. Lessons learned from development and translation of algorithms from single string to multi-processing elements using the supporting tools are given. For the many spaceborne processing applications that fit onto this architecture, the RADSPEED DSP provides a very high performance / power solution that will scale with the needs of the application.
Applying a high performance tiled rad-hard digital signal processor to spaceborne applications
2012-03-01
892017 byte
Aufsatz (Konferenz)
Elektronische Ressource
Englisch
British Library Conference Proceedings | 2013
|Fault tolerant, radiation hard, high performance digital signal processor
Tema Archiv | 1990
|Digital Doppler Processor For Spaceborne Scatterometer
NTRS | 1989
|Digital filter processor design for spaceborne scatterometers
Tema Archiv | 1984
|