Formal Property Verification (FPV) of Register-Transfer Level (RTL) designs have been adopted in many industry domains. It provides the ability to evaluate full state spaces rather than selecting a subset as it is done for functional simulation. This, in turn, drastically decreases the appearance of bug escapes. This paper demonstrates how FPV is applied to a packet-based Field Programmable Gate Array (FPGA) design. It shows how additional code alongside property definitions can help to capture and compare packet data fields. Additionally, encountered FPV specific problems and possible solutions are discussed.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Formal Property Verification of a Remote Memory Access Protocol IP-Core


    Beteiligte:
    Borchers, Kai (Autor:in) / Firchau, Thomas (Autor:in)


    Erscheinungsdatum :

    2022-03-05


    Format / Umfang :

    766121 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    SpaceWire Remote Memory Access Protocol

    Parkes, S. / McClements, C. / Eurospace | British Library Conference Proceedings | 2005


    SpaceWire Remote Memory Access Protocol

    Cook, B. M. / Walker, C. H. P. / Eurospace | British Library Conference Proceedings | 2005



    Formal Verification of the LDACS MAKE Protocol

    Mäurer, Nils / Grundner-Culemann, Sophia | Deutsches Zentrum für Luft- und Raumfahrt (DLR) | 2022

    Freier Zugriff