In confidential data transmission data security is an important factor. Advance Encryption Standard is symmetric cryptography standard used for confidential data transmission. However, some faults are injected during implementation of AES to reduce its reliability and may cause information leakage. Fault detection scheme includes the details of each transformation in AES algorithm. Simulation results shows outputs of encryption and decryption process and flag error shows the state of faults that is detected or not detected. After fault detection one operation is performed that is redundancy check. Detected error or fault is corrected using redundancy check. The scheme is implemented using FPGA platform


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Fault resistant encryption system using high speed AES algorithm on FPGA


    Beteiligte:
    Chorage, S. S. (Autor:in) / Somwanshi, V. A. (Autor:in)


    Erscheinungsdatum :

    2017-04-01


    Format / Umfang :

    485661 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    High-speed Optical Encryption using Binary Encoding Algorithms

    IEEE | British Library Conference Proceedings | 1999



    Fault‐Tolerance Techniques for FPGA

    Yang, Mengfei / Hua, Gengxin / Feng, Yanjun et al. | Wiley | 2017


    High Speed Wide Bandwidth Optical Encryption and Decryption System using Spatial Codes

    IEEE / Lasers and Electro-Optics Society | British Library Conference Proceedings | 1995