Achieving minimum computation time and reduced power utilization is of great interest in VLSI Design. This paper presents the designing of an approximate adder such as Ladner Fischer with the use of parallel computing. Earlier technologies have used the redundant method of Ripple Carry Adders to perform arithmetic operations but multipliers are an important part of any operational unit which uses large adders in the multiple sequences, and the execution rates should be minimized. The topology implemented in this paper is developed using VHDL, and the functionality is verified using simulation tools such as Genus, Innovus, NC Launch, etc. from Cadence and synthesized to 90 nm CMOS Technology. For 16-bit addition, the current design dynamic power obtained is 0.0187 W and the total area cell covered is 26%.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Implementation of Approximate Adder circuit of Ladner Fischer Adder (16 bit)


    Beteiligte:
    Pandey, Rashi (Autor:in)


    Erscheinungsdatum :

    2020-11-05


    Format / Umfang :

    326783 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    Inexact computing with approximate adder application

    Allen, Christopher I. / Langley, Derrick / Lyke, James C. | IEEE | 2014



    Fast Differential Adder

    Arditti, Mort A. / Silva, Rosemary | NTRS | 1993


    Armstrong Siddeley's Adder turbojet

    Wilkinson, P.H. | Engineering Index Backfile | 1950


    A Carry-Select Adder

    Toacse, G. / Szekely, I. | British Library Conference Proceedings | 1991