This paper introduces a novel software and hardware co-design flow using a co-simulator and a co-verifier platform. In the new design platform, different hardware failures can be injected automatically to test the software protection on potential unsafe behavior of the hardware. The structure of the system is introduced in part II of this paper. In part III&IV, we take a simple circuit as an example to show how we setup the components' model and how our simulation system works. And at last, we make a conclusion on the system, also the problems and challenges we are facing.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Software hardware co-simulation and co-verification in safety critical system design


    Beteiligte:
    Shi, Jin (Autor:in) / Liu, Weichao (Autor:in) / Jiang, Ming (Autor:in) / Che, HuiJun (Autor:in) / Chen, Lei (Autor:in)


    Erscheinungsdatum :

    2013-08-01


    Format / Umfang :

    273653 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch





    Advanced Verification Techniques for Airborne Safety Critical Hardware (AIAA 2013-4565)

    Butka, B. / American Institute of Aeronautics and Astronautics | British Library Conference Proceedings | 2013


    Stochastic Validation and Verification of Railroad Safety-Critical Software

    Giras, T. C. / Zentrum fur Verkehr der Technischen Universitat Braunschweig / Verein Deutscher Ingenieure | British Library Conference Proceedings | 2003


    Integrated Formal Verification and Validation of Safety Critical Software

    Ward, N. J. / North Atlantic Treaty Organization | British Library Conference Proceedings | 1993