This article presents an architecture to detect objects from images based on color and texture features. This architecture is simplified and efficient as a result of the optimization of Adequacy of Sum and Difference of Histograms(ASDH) for embedded systems. Our architecture was prototyped using LabVIEW FPGA which is a practical tool to develop high-level synthesis. We take advantage of LabVIEW FPGA to do rapid prototyping and implement the architecture and to make a general comparison among this architecture implemented with Hardware Description Language (HDL) and LabVIEW FPGA, this lets us analyze if the use of high level synthesis improve the systems performance. The use of high level synthesis give us an interesting option to improve in digital design made it the time of prototyping more shortly, efficiently and flexible for example in applications for vision systems.


    Zugriff

    Zugriff prüfen

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    Implementation and Test of Appearance-Based Vision Algorithms Using High-Level Synthesis in FPGA


    Beteiligte:


    Erscheinungsdatum :

    2011-11-01


    Format / Umfang :

    8160374 byte




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Elektronische Ressource


    Sprache :

    Englisch



    FPGA Implementation of Data Fusion Algorithms

    YADAV, S. SREEKRISHNA / MITTAL, VIKAS | IEEE | 2019



    Implementing Image Processing Algorithms on FPGA-based Realtime Vision System

    Hirai, S. / Zakouji, M. / Tsuboi, T. | British Library Conference Proceedings | 2003


    FPGA-based coprocessor for matrix algorithms implementation [4877-34]

    Amira, A. / Bensaali, F. | British Library Conference Proceedings | 2003


    Active Appearance-Based Robot Localization Using Stereo Vision

    Porta, J. M. / Verbeek, J. J. / Krose, B. J. | British Library Online Contents | 2005