We present two high-speed and low-power full-adder cells designed with an alternative internal logic structure and pass-transistor logic styles that lead to have a reduced power-delay product (PDP). We carried out a comparison against other full-adders reported as having a low PDP, in terms of speed, power consumption and area. All the full-adders were designed with a 0.18-μm CMOS technology, and were tested using a comprehensive testbench that allowed to measure the current taken from the full-adder inputs, besides the current provided from the power-supply. Post-layout simulations show that the proposed full-adders outperform its counterparts exhibiting an average PDP advantage of 80%, with only 40% of relative area.
CMOS full-adders for energy-efficient arithmetic applications
2011-01-01
Aufsatz (Zeitschrift)
Elektronische Ressource
Englisch
info:eu-repo/classification/Arithmetic/Arithmetic , info:eu-repo/classification/Full-adder/Full-adder , info:eu-repo/classification/High-speed/High-speed , info:eu-repo/classification/Low-power/Low-power , info:eu-repo/classification/cti/1 , info:eu-repo/classification/cti/22 , info:eu-repo/classification/cti/2203
Enhanced Architecture for Precision Adders
IEEE | 2019
|British Library Online Contents | 1998
|Digital optical adders based on the photon echo effect [3239-54]
British Library Conference Proceedings | 1997
|Memory-Efficient Semi-Quasi-Arithmetic Coding
British Library Conference Proceedings | 2005
|Memory-efficient semi-quasi-arithmetic coding
IEEE | 2005
|